Part Number Hot Search : 
FAN7085 70T03H 83C51 GRM155 2SC55 MAX14872 T2180 GC44101
Product Description
Full Text Search
 

To Download W89C92P Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  w89c92 transceiver for coaxial cable (tcc) publication release date: september 1994 - 1 - revision a3 general description the w89c92 transceiver for coaxial cable (tcc) serves as an interface between the attachment unit interface and coaxial cable and implements the mau functions required by a 10base2 or 10base5. the w89c92 provides transmit, receive, jabber lockup, sqe test, and collision presence functions. the w89c92 provides a functional solution for a 10base2 or 10base5 mau. the power isolation requirement of the mau is met by using a dc-to-dc converter and a one-to-one ratio transformer. features ? compatible with ieee 802.3 10base2 and 10base5 ? cmos process provides low power consumption ? mixed-mode circuit design integrates all transceiver electronics except signal and power isolation and minimizes external component count ? on-chip jabber timer and state machine meet the requirements for ieee 802.3 mau function ? external selective sqe test function allows operation with ieee 802.3 compatible repeater ? precision detection circuit design implements transmit mode collision detection ? external selective jabber lockup function allows infinite data transmission ? standard 16-pin dip and 28-pin plcc package provide easy implementation of a mau pin configurations 116 cls cso+ cso- di+ ss v 2 3 4 5 6 11 12 13 14 15 v rxi txo er+ 7 8 10 sqe do+ do- 9 ss er- v dd ss v di- 5 6 7 8 22 23 24 25 19 20 21 9 10 11 er- v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v ss v d d v d d d o + d o - s q e e r + 26 27 28 1 2 3 4 d i + c s o - c s o + c l s t x o n c r x i 12 13 14 15 16 17 18 d i -
w89c92 - 2 - pin description attachment unit interface pins cso+, cso- (dip 1, 2/plcc 2, 3) (o/p): collision output positive, collision output negative cso+/cso- are a differential signal pair that drives 10 mhz signals to the dte (data transmit equipment) when a collision is detected on the segment, the dte transmits an excessively long packet, or the cable is disconnected. cso+/cso- are also active for a period of time after the end of every transmission. cso+ and cso- should be pulled down by a 510 ohm resistor. di+, di- (dip 3, 6/plcc 4, 12) (o/p): data-in output positive, data-in output negative di+/di- are also a differential signal pair. signals received from the network segment that meet the bandwidth requirement and carrier sense levels will be transferred into differential format and driven out from di+/di-. a 510 ohm pull-down resistor is also required for di+/di-. do+, do- (dip 7, 8/plcc 13, 14) (i/p): data-out input positive, data-out input negative data transmitted from the dte are received on do+/do- and transferred into a current signal on the coaxial cable. coaxial media interface pins txo (dip 15/plcc 28) (o/p): transmit output the current signal on the coaxial cable is sunk into txo. txo is pulled up to v dd internally. a diode should be used to isolate the txo capacitance loading from the coaxial cable. rxi (dip 14/plcc 26) (i/p): receive input the signal on rxi is filtered by a low-pass filter and transferred to di+/di- with differential format. the rxi should be connected directly to the coaxial cable. cls (dip 16/plcc 1) (i/p): collision sense input the collision detection threshold is determined by the level of the cls pin. the transmit mode collision detection of 10base2 is implemented when cls is connected directly to v dd . control pins er+, er- (dip 11, 12/plcc 18, 19) (i/p): external resistor positive, external resistor negative a fixed 1k 1% ohm resistor should be connected between er+ and er- to establish the internal operating current. sqe (dip 9/plcc 15) (i/p): signal quality error test the signal quality error test will be enabled when sqe is tied to v dd . the jabber lockup function can be disabled by changing the sqe bias. power pins v dd (dip 10/plcc 16, 17) (i/p): positive power supply a9 vdc power supply is needed. v ss (dip 4, 5, 13/plcc 5 to 11, 20 to 25) (i/p): negative power supply
w89c92 publication release date: september 1994 - 3 - revision a3 system diagram coax. twisted pair line w89c92 transceiver for coax. cable w89c902 bus interface controller host bus isolation twisted pair line coax. w89c92 transceiver for coax. cable w89c905 host bus isolation telisa block diagram equalizer amplifier 4-pole bessel low pass filter 4-pole bessel low pass filter sqe heartbeat generator jabber timer line driver receiver squelch collision threshold state machine transmit squelch buffer buffer 10 mhz oscillator tx txb cd cdb rx rxb rxi cds gnd hbe txo di+ di- cso+ cso- do+ do-
w89c92 - 4 - functional description transmit function the w89c92 transmits data received from the dte onto the coaxial cable in a current format. the signal current is sunk from the coaxial cable. the internal current control switch responds to the activity of the dte (do+/do-) output data. dte differential output signals meeting the squelch threshold will be decoded into digital signals without logical inversion to control the internal current switch. the transmitter output is pulled up to v dd when the current sink source is turned off. receive function the w89c92 translates signals on the coaxial cable into differential signal format and sends the data to the dte. the ac component of the coaxial cable signal carries the data message and is converted into a digital signal format. the differential pair driver (di+/di-) then sends a differential signal corresponding to the ac signal on the coaxial cable. the receiver of the w89c92 receives the signal on the coaxial cable regardless of whether the signal is sent by the w89c92 itself or by another mau. the receiver of the w89c92 performs a loopback function when the w89c92 is transmitting. jabber lockup function the w89c92 will inhibit its transmitter when the transmitter is activated for a time longer than the jabber activation delay. excessively long packets sent from the dte cannot be sent out completely if the packet length exceeds the jabber activation delay. the jabber lockup function protects the network segment from a malfunctioning station or invalid traffic requirements. the jabber lockup function can be disabled for certain special applications, such as when an infinite data packet is to be transmitted. in a 9v dc power system, the jabber lockup function may be disabled by setting the sqe pin to between -3.4v and -5.4v. collision presence function a collision condition occurs when two or more stations are transmitting data at the same time. the w89c92 detects collision conditions by monitoring the dc level of the signal on the coaxial cable. a signal with a dc level lower than the collision threshold forces the w89c92 to send the collision signal (a 10 mhz differential signal) on cso+/cs0-. the collision detection scheme of the w89c92 meets the transmit mode requirements specified by the ieee 802.3 10base2 mau function. the cso+/cso- differential pair driver is also active when the coaxial cable is disconnected. sqe test function the w89c92 implements the sqe test function by sending out a collision signal from cso+/cso- for a short time cso+/cso- after the end of every transmission. the sqe test function can be disabled to meet the ieee 802.3 repeater unit requirements. the sqe test function remains enabled when the jabber lockup function is disabled. absolute maximum ratings symbol description min. typ max. unit t a ambient temperature 0 - 70 c t s storage temperature -65 - 150 c v ss supply voltage - - -12 v v in input voltage 0 - -12 v note: exposure to conditions beyond those listed under absolute maximum ratings may adversely affect the life and reliability o f the device.
w89c92 publication release date: september 1994 - 5 - revision a3 dc characteristics (v ss = -9v 5%, ta = 0 c to 70 c) (notes 1, 2) symbol description min. typ max. unit v cd collision threshold (in transmit mode) -1.43 -1.53 -1.70 v v do differential output voltage 500 800 1500 mv v doi diff. output voltage imbalance - - 60 mv v cmo diff. common mode output voltage -3.0 -3.5 -4.0 v v ts do+/do- transmit squelch threshold -175 -225 -330 mv i ssn supply current out of v ss (non-transmitting) - -80 -100 ma i sst supply current out of v ss (transmitting) - -120 -150 ma i rxi receive input bias current -1 - +1 a i tdc transmit out current dc level 37 41 45 ma i tac transmit out current ac level 30 - i tdc ma r rxi rxi shunt resistance non-transmitting - 5 - m ? r txo txo shunt resistance transmitting 7.5 10 - k ? c rxi rxi shunt capacitance - 1.2 - pf ac characteristics (v ss = -9v 5%, ta = 0 c to 70 c) (notes 1, 2) symbol description min. typ max. unit t con collision turn-on delay 7 8 9 bits t coff collision turn-off delay 10 bits f cd collision signal frequency 8 12 mhz t cp collision signal pulse width 35 70 ns t sqeon sqe test turn-on delay 0.6 1.4 s t sqed sqe test duration 0.8 1.0 1.5 s t ja jabber activation delay 20 60 ms t jr jabber recovery time 250 750 ms t tst transmit start-up delay 1 2 bits t td transmit propagation delay 25 60 ns t tr transmit rise time, 10% to 90% 25 ns t tf transmit fall time, 90% to 10% 25 ns
w89c92 - 6 - ac characteristics, continued symbol description min typ max unit t tm ttr and ttf mismatch 1 ns t ts transmit skew 1 ns t ton transmit turn-on pulse width on do+/- at v ts 20 50 ns t toff transmit turn-off pulse width on do+/- at v ts 140 250 360 ns t ron receive turn-on delay 4 5 bits t rd receive propagation delay 30 50 ns t rr diff. output rise time 4 ns t rf diff. output fall time 4 ns t rj receiver jitter 2 ns notes: 1. all voltages are referenced to ground. all currents into device pin are defined as positive. 2. all typical values are given for v ss = -9v and ta = 25 c.
w89c92 publication release date: september 1994 - 7 - revision a3 timing waveforms receiver timing rxi 50% 50% di+/- t ron t rf t rr t rd transmitter timing v ts do+/- 50% v ts t toff 90% 10% t tr tst t tf 50% t td txo ton t t collision timing input step function r = 1k rxi c = 510 pf r and c network simulates worst case cable 98% step response collision detector output w89c92 cso t coff v cd (min) t con v cd (max) rxi cso+/- t cp + - f cd 1
w89c92 - 8 - timing waveforms, continued sqe test timing do+/- t sqed t sqeon cso+/- jabber lockup timing ja do+/- jr txo cso+/- t t test load transmit output (txo) receive (di+/-) 25 ohms collision (cso+/-) 5o h or 78 ohms vv 510 ohms 510 ohms the 50 h inductance is for testing purposes. pulse transformers with higher inductances are recommended. ee ee
w89c92 publication release date: september 1994 - 9 - revision a3 timing waveforms, continued test conditions input signal with 30 ns rise and fall times r = 1k rxi c = 36 pf output w89c92 receiver do+/- r and c network simulates worst case cable jitter appendix external mau implementation an external mau can be implemented using the w89c92 and a 9v dc power supply, which may be a dc-to-dc converter. a 12v to 9v dc-to-dc converter is recommended for recovering the voltage drop through the 50-meter aui twisted pair cable. a 0.1 f decoupling capacitor connected between the 9v output and ground of the converter is recommended. the isolation requirement between dte and mau can be met using a one-to-one ratio pulse transformer or a set of coupling capacitors. recommended transformers are pulse engineering #64103, valor electronics #1101, or an equivalent, and the recommended capacitor is 0.1 f/1 kv. the pull-down resistor for the differential output pair (cso+/-, di+/-) should be 500 ohms to drive the 78 ohm aui twisted pair line with sufficient voltage swings. a 78 ohm resistor should be shunted between the differential receive pair (do+/-) to match the impedance of the aui cable. to establish the proper operating point of the w89c92, a precision 1k 1% ohm resistor should be connected between er+ and er-. a voltage divider is used to program the sqe test function and the jabber lockup function. the sqe test function can be disabled by connecting sqe to v ss . the jabber lockup function is disabled when the sqe is set to between -3.4v and -5.4v. the cls of the w89c92 should be connected to v dd to allow the w89c92 to detect collision conditions in transmit mode. other settings on cls will not guarantee that the w89c92 will detect collisions correctly. a diode should be used to isolate the capacitance loading from the cable. the input capacitance of the 1n4148 diode is 2pf, which meets the input impedance required for the ieee 802.3 10base5 mau function. a 1m shunt resistor and a 0.01 f/1 kv shunt capacitor between the coaxial cable ground and dte ground will provide the dc and ac discharge path for the external mau. internal mau implementation an internal mau is embedded in the dte, so the aui cable and 78 termination resistor are not needed. a 5v to 9v dc-to-dc converter can be used as the power supply instead of the 12v to 9v converter.
w89c92 - 10 - pcb layout guidelines (1) v dd and v ss should be connected to ground and a -9v dc copper plane, respectively, to dissipate the power heat. the overlapped power and ground copper plane form a coupling capacitor that can decouple high frequency noise on the power line. the -9v dc and ground must be as close as possible to v dd and v ss of the w89c92 to reduce line inductance. a good power plane layout will improve the mtbf of the w89c92. (2) the trace between the coaxial cable and rxi and the isolating diode should be made as short as possible. all the metal traces and the copper plane should be as far as possible from the rxi trace. a longer rxi trace will induce more shunt capacitance loading, while closer traces induce larger capacitance. this extra capacitance may overload the coaxial cable beyond the 2 pf stated in the ieee 802.3 specification. the rxi trace should be made as thick as possible to reduce the line inductance. the maximum length of the rxi trace, 4 cm, is recommended. a cheapernet mau implementation with the tcc 9v (isolated) coax 1.5k each dc to dc converter + _ 5v 1 2 1 2 16 15 cso+ cso- di+ 14 15 16 txo rxi cls 1n4148 11 12 13 w 8 9 c 9 2 t c c v v er- er+ 1 k 1% 3 4 5 6 13 12 10 di- v v do+ 4 5 7 8 7 8 9 do- 9 10 sqe dd ss ss ss + ?
w89c92 publication release date: september 1994 - 11 - revision a3 an external mau implementation with the tcc 9 v (isolated) dc to dc converter 12 to 15v input -9v output 510 each shielded enclosure .1 uf 13 6 12 to 15 vdc 2 9 collision pair 1 2 16 15 1 2 3 14 15 16 txo rxi cso+ cso- di+ cls 1n4148 coax 4 5 6 710 11 12 13 w 8 9 c 9 2 t c c di- v v do+ v v er- er+ 1k 1% 4 5 13 12 710 equiv 5 12 3 receive 39 39 10 1, 4 11, 14 shields transmit pair 8 9 1m 8 9 do- sqe d c o n n e c t o r dd ss ss ss .01 uf .01 uf + - headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5792646 http://www.winbond.com.tw/ voice & fax-on-demand: 886-2-7197006 taipei office 11f, no. 115, sec. 3, min-sheng east rd., taipei, taiwan tel: 886-2-7190505 fax: 886-2-7197502 winbond electronics (h.k.) ltd. rm. 803, world trade square, tower ii, 123 hoi bun rd., kwun tong, kowloon, hong kong tel: 852-27516023 fax: 852-27552064 winbond electronics north america corp. winbond memory lab. winbond microelectronics corp. winbond systems lab. 2730 orchard parkway, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-9436668 note: all data and specifications are subject to change without notice.


▲Up To Search▲   

 
Price & Availability of W89C92P

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X